Welcome to Shenzhen KINRI Energy Technology Co.,Ltd. official website!
Language:

Shenzhen KINRI Energy Technology Co.,Ltd.

SHENZHEN KINRI ENERGY

Huizhou (HK) Yingyuan Technology

Support Hotline

137-2371-6834 Timber (WhatsApp)

Shenzhen KINRI Energy Technology Co.,Ltd.
News
Current Location: Home > News > Company News

News

0755-29665062

Certificate

Shenzhen KINRI Energy Technology Co.,Ltd.
Company News

NOVOSENSE has obtained a patent for an isolated power supply chip and its implementation method, improving the integration of the chip

Article Source:China National Intellectual Property Administration | Author:Financial Sector | Issuing Time:2024.05.24
On May 3, 2024, the financial sector reported that, according to the announcement of the China National Intellectual Property Administration, Suzhou Nanochip Microelectronics Co., Ltd. has obtained a patent entitled "an isolated power supply chip and its implementation method", the authorization announcement number is CN107437895B, and the application date is August 2017.

The patent abstract shows that the present invention discloses an isolated power supply chip and its implementation method, including: a transmitting chip and a receiving chip, and the transmitting chip and the receiving chip are connected by a high-voltage resistant capacitor C1 C2 achieves power transmission and isolation of DC common mode level; The transmitting chip comprises a first oscillator, a high-voltage resistant capacitor C1 C2; The receiving chip comprises a rectification circuit composed of MOS tubes M1-M4 and a high-voltage resistant capacitor C5; The first oscillator is connected to the power supply VDD1, and the first oscillator is respectively connected to the capacitor C1 Negative terminal connection of C2, capacitor C1 The positive poles of C2 are respectively connected to the rectifier circuit, which is connected to the power supply VDD2 through capacitor C5. This patent uses high-voltage resistant capacitors to achieve power transmission and isolation of DC common mode levels, improving the integration of the chip. Moreover, the structure and implementation method of the power chip in this patent are suitable for both open-loop and closed-loop systems. While ensuring power isolation between two systems, it also saves chip area and power consumption.


Attached drawings of patent abstract